Model-based security analysis of fpga designs through reinforcement learning

Michael Vetter

Model-based security analysis of fpga designs through reinforcement learning

Číslo: 5/2019
Periodikum: Acta Polytechnica
DOI: 10.14311/AP.2019.59.0518

Klíčová slova: FPGA, IT security, model-driven design, reinforcement learning, machine learning.

Pro získání musíte mít účet v Citace PRO.

Přečíst po přihlášení

Anotace: Finding potential security weaknesses in any complex IT system is an important and often challenging task best started in the early stages of the development process. We present a method that transforms this task for FPGA designs into a reinforcement learning (RL) problem. This paper introduces a method to generate a Markov Decision Process based RL model from a formal, high-level system description (formulated in the domain-specific language) of the system under review and different, quantified assumptions about the system’s security. Probabilistic transitions and the reward function can be used to model the varying resilience of different elements against attacks and the capabilities of an attacker. This information is then used to determine a plausible data exfiltration strategy. An example with multiple scenarios illustrates the workflow. A discussion of supplementary techniques like hierarchical learning and deep neural networks concludes this paper.